



COMMON EUROPE CONGRESS 2026

14 - 17 June
Lyon, France

The largest conference in Europe
for solutions around IBM Power (IBM i, AIX, Linux) & IBM Storage

common
EUROPE

www.comeur.org

common
FRANCE

LYON | CENTRE DE CONGRÈS
EVENTS | DE LYON



**Welcome to Lyon, France
and the 2026 Common Europe Congress**

**Bienvenue à Lyon, en France,
et au Congrès de Common Europe 2026**

Power Processor Roadmap:

Power11,
Memory Architecture,
Enterprise AI, and
Chiplets

William Starke


IBM Distinguished Engineer

POWER Processor Chief Architect


IBM i

IBM Power Processor Roadmap


Continuous Platform Innovation and Leadership




Powerful SMT8 Core
Enterprise Scaling
Big Data Optimized
Agnostic Memory




Modular Core Design
Accelerator Attach
(NVlink, OpenCAPI)
Data Plane Bandwidth
DDR & CDIMM Memory




Core / Thread Strength
Socket Performance
In-Core AI Acceleration
Efficiency / Sustainability
HW Accelerated Security



Core / Thread Strength
Socket Performance
Enterprise Scaling
Energy Optimization
Improved up-time
Full Breadth AI




(Under development)



Power11: Full Stack Innovation and Cross-Optimization

Processor Architecture
Socket-level Packaging
Semiconductor Technology




Improved Thread, Core, Capacity
ISC Silicon Layer: Energy Optimization
Samsung Foundries Enhanced 7nm


From Power10 to Power11...

2-Socket System: 50% More Cores @ Higher Clock Speed


Largest System: 4.0 GHz → 4.3 GHz (with More Cores)




Density vs **Speed**




Samsung Foundries
5nm vs **Enhanced 7nm?**




2.5D ISC Architecture



Samsung iCube Si Interposer technology




Chip Architecture




From Power10 to Power11...

2-Socket System: 50% More Cores @ Higher Clock Speed


Largest System: 4.0 GHz → 4.3 GHz (with More Cores)




Density vs **Speed**




Samsung Foundries
5nm vs **Enhanced 7nm?**




2.5D ISC Architecture




Samsung iCube Si Interposer technology



Chip Architecture




System Thermal
Innovation



Power11: Full Stack Innovation and Cross-Optimization

Energy / Thermal Infrastructure

**Processor Architecture
Socket-level Packaging
Semiconductor Technology**




Advanced Cooling Technology

**Improved Thread, Core, Capacity
ISC Silicon Layer: Energy Optimization
Samsung Foundries Enhanced 7nm**


Power11: Full Stack Innovation and Cross-Optimization

Memory Architecture
Energy / Thermal Infrastructure

Processor Architecture
Socket-level Packaging
Semiconductor Technology




Agnostic, 3x Pipes, 2x Capacity
Advanced Cooling Technology




Improved Thread, Core, Capacity
ISC Silicon Layer: Energy Optimization
Samsung Foundries Enhanced 7nm

Advantages of Power's OMI Memory Architecture



Starting Point (Unbalanced):


- Too many Cores
 - Cores are Weak
 - Not enough Cache per Core
- Unnecessarily high traffic rate to memory




Starting Point (Advantaged):

- Fewer Cores
 - Each Core is Powerful
 - Robust Cache per Core
- Reduced traffic rate to memory


Advantages of Power's OMI Memory Architecture




Advantages of Power's OMI Memory Architecture





OMI: 9x bandwidth/area efficient vs DDR
Uses less than half the Signaling Resource




Advantages of Power's OMI Memory Architecture



Advantages of Power's OMI Memory Architecture




Advantages of Power's OMI Memory Architecture



DDR Signaling



- Wasted Processor signaling resource
- **Wasted motherboard wiring**
- **Wasted connector resource**





OMI Signaling

- Efficient Processor signaling resource
- **Efficient motherboard wiring**
- **Efficient connector resource**



Advantages of Power's OMI Memory Architecture




Advantages of Power's OMI Memory Architecture





Leveraging Robust OMI Signaling Reliability





Selective Memory Mirroring





Rigid DDR Vintage Processor / Memory Lock-In vs Composability



Rigid DDR Vintage Processor / Memory Lock-In vs Composability




Rigid DDR Vintage Processor / Memory Lock-In vs Composability




Power11: Full Stack Innovation and Cross-Optimization

Memory Architecture
Energy / Thermal Infrastructure

Processor Architecture
Socket-level Packaging
Semiconductor Technology



Agnostic, 3x Pipes, 2x Capacity
Advanced Cooling Technology




Improved Thread, Core, Capacity
ISC Silicon Layer: Energy Optimization
Samsung Foundries Enhanced 7nm

Power11: Full Stack Innovation and Cross-Optimization

Platform Capabilities


Uptime, Energy Mgmt, Security, Resource Groups

**Memory Architecture
Energy / Thermal Infrastructure**



**Agnostic, 3x Pipes, 2x Capacity
Advanced Cooling Technology**

**Processor Architecture
Socket-level Packaging
Semiconductor Technology**



**Improved Thread, Core, Capacity
ISC Silicon Layer: Energy Optimization
Samsung Foundries Enhanced 7nm**

Power11: Full Stack Innovation and Cross-Optimization

AI Acceleration




Accelerated AI (all systems)
IBM Spyre Accelerator
Optimized for Inference

Platform Capabilities


Uptime, Energy Mgmt, Security, Resource Groups

Memory Architecture
Energy / Thermal Infrastructure



Agnostic, 3x Pipes, 2x Capacity
Advanced Cooling Technology

Processor Architecture
Socket-level Packaging
Semiconductor Technology




Improved Thread, Core, Capacity
ISC Silicon Layer: Energy Optimization
Samsung Foundries Enhanced 7nm


AI Improvements: Accelerated support for Large Models and Model Tuning








POWER9



Power10




Power11




AI Improvements: Accelerated support for Large Models and Model Tuning







POWER9



Power10




Power11




AI Improvements: Accelerated support for Large Models and Model Tuning




POWER9



Power10




Power11




In-Core MMA




In-Core MMA




External Spyr Accelerator




AI Improvements: Accelerated support for Large Models and Model Tuning




POWER9



Power10




Power11



In-Core MMA

In-Core MMA

External Spyre Accelerator



Power11: Full Stack Innovation and Cross-Optimization

AI Acceleration




**Accelerated AI (all systems)
IBM Spyre Accelerator
Optimized for Inference**

Platform Capabilities


Uptime, Energy Mgmt, Security, Resource Groups

**Memory Architecture
Energy / Thermal Infrastructure**



**Agnostic, 3x Pipes, 2x Capacity
Advanced Cooling Technology**

**Processor Architecture
Socket-level Packaging
Semiconductor Technology**




**Improved Thread, Core, Capacity
ISC Silicon Layer: Energy Optimization
Samsung Foundries Enhanced 7nm**

IBM Power Processor Roadmap


After Power11: Chiplet-based Architecture

POWER8




Powerful SMT8 Core
Enterprise Scaling
Big Data Optimized
Agnostic Memory

POWER9




Modular Core Design
Accelerator Attach
(NVlink, OpenCAPI)
Data Plane Bandwidth
DDR & CDIMM Memory

Power10




Core / Thread Strength
Socket Performance
In-Core AI Acceleration
Efficiency / Sustainability
HW Accelerated Security

Power11




Core / Thread Strength
Socket Performance
Enterprise Scaling
Energy Optimization
Improved up-time
Full Breadth AI

Power Future




(Under development)



IBM Power Processor Roadmap


After Power11: Chiplet-based Architecture

- Moore's Law Challenge: Silicon Scaling is Slowing
- Industry shift: Leverage Packaging: Chiplets, 3D



- Several years back we assessed for Power ...


Power Future



IBM Power Processor Roadmap

After Power11: Chiplet-based Architecture

- Moore's Law Challenge: Silicon Scaling is Slowing
- Industry shift: Leverage Packaging: Chiplets, 3D




- Several years back we assessed for Power ...

System Focus vs Socket Focus

- Full System (Socket-escape) Bandwidth vs Intra-socket Bandwidth
- Distance Signaling vs Low-power (Edge-to-edge) Signaling
- End-to-end Latency vs Computational Density
- Coherent Sharing & Pooled Capacity vs Clustering


Power Future




IBM Power Processor Roadmap

After Power11: Chiplet-based Architecture

- Moore's Law Challenge: Silicon Scaling is Slowing
- Industry shift: Leverage Packaging: Chiplets, 3D



Power Future



Strong Value for Power Roadmap: Multiple generations into Future

- 1) 3x Silicon per Socket (small chiplets with room to grow)
- 2) Manufacturing Yield Synergies
- 3) Ability to maintain Strong Bandwidth across Chiplets
- 4) OMI Memory Beachfront Efficiency → Enable High Bandwidth SMP/IO Interfaces
- 5) Substantial Latency Reduction / Topology Synergy: Continued Robust Scaling
- 6) Long-term Development Efficiency and Flexibility