



School of Computer Science & Engineering
Trustworthy Systems Group

Where are we with Time Protection?


Verification and cross-domain
communication update

Dr Rob Sison

Senior Research Associate, UNSW Sydney
r.sison@unsw.edu.au




What is Time Protection?



What is Time Protection?




- OSes typically implement *memory protection*.



What is Time Protection?



- OSes typically implement *memory protection*.
- But: Just accessing memory changes HW's microarchitectural state — this creates *timing channels*.




NB: Spectre
[Kocher et al. 2017]'s
exfiltration method!

What is Time Protection?



- OSes typically implement *memory protection*.
- But: Just accessing memory changes HW's microarchitectural state — this creates *timing channels*.




NB: Spectre
[Kocher et al. 2017]'s
exfiltration method!

What is Time Protection?



- OSes typically implement *memory protection*.
- But: Just accessing memory changes HW's microarchitectural state — this creates *timing channels*.




NB: Spectre
[Kocher et al. 2017]'s
exfiltration method!

What is Time Protection?



- OSes typically implement *memory protection*.
- But: Just accessing memory changes HW's microarchitectural state — this creates *timing channels*.




NB: Spectre
[Kocher et al. 2017]'s
exfiltration method!

What is Time Protection?



- OSes typically implement *memory protection*.
- But: Just accessing memory changes HW's microarchitectural state — this creates *timing channels*.




NB: Spectre
[Kocher et al. 2017]'s
exfiltration method!

What is Time Protection?



- OSes typically implement *memory protection*.
- But: Just accessing memory changes HW's microarchitectural state — this creates *timing channels*.




NB: Spectre
[Kocher et al. 2017]'s
exfiltration method!

What is Time Protection?



- OSes typically implement *memory protection*.
- But: Just accessing memory changes HW's microarchitectural state — this creates *timing channels*.
- To prevent timing channels, OSes can implement *time protection*:
See EuroSys: [Ge et al. 2019]



Qian Ge




Gernot Heiser

with
Yuval Yarom (U. Adelaide)
Tom Chothia (U. Birmingham)

What is Time Protection?



- OSes typically implement *memory protection*.
- But: Just accessing memory changes HW's microarchitectural state — this creates *timing channels*.
- To prevent timing channels, OSes can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches



NB: Spectre
[Kocher et al. 2017]'s
exfiltration method!



Qian Ge



Gernot Heiser

with
Yuval Yarom (U. Adelaide)
Tom Chothia (U. Birmingham)

What is Time Protection?



- OSes typically implement *memory protection*.
- But: Just accessing memory changes HW's microarchitectural state — this creates *timing channels*.
- To prevent timing channels, OSes can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on domain switch




Qian Ge



Gernot Heiser

with
Yuval Yarom (U. Adelaide)
Tom Chothia (U. Birmingham)



NB: Spectre
[Kocher et al. 2017]'s
exfiltration method!

What is Time Protection?



- OSes typically implement *memory protection*.
- But: Just accessing memory changes HW's microarchitectural state — this creates *timing channels*.
- To prevent timing channels, OSes can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on domain switch




Qian Ge



Gernot Heiser

with
Yuval Yarom (U. Adelaide)
Tom Chothia (U. Birmingham)



NB: Spectre
[Kocher et al. 2017]'s
exfiltration method!

What is Time Protection?



- OSes typically implement *memory protection*.
- But: Just accessing memory changes HW's microarchitectural state — this creates *timing channels*.
- To prevent timing channels, OSes can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on domain switch




Qian Ge



Gernot Heiser

with
Yuval Yarom (U. Adelaide)
Tom Chothia (U. Birmingham)



What is Time Protection?



- OSes typically implement *memory protection*.
- But: Just accessing memory changes HW's microarchitectural state — this creates *timing channels*.
- To prevent timing channels, OSes can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on domain switch




Qian Ge



Gernot Heiser

with
Yuval Yarom (U. Adelaide)
Tom Chothia (U. Birmingham)



What is Time Protection?



- OSes typically implement *memory protection*.
- But: Just accessing memory changes HW's microarchitectural state — this creates *timing channels*.
- To prevent timing channels, OSes can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on domain switch




Qian Ge



Gernot Heiser

with
Yuval Yarom (U. Adelaide)
Tom Chothia (U. Birmingham)



seL4 The seL4 kernel and Time Protection



- To prevent timing channels, OSes can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on domain switch
- For the seL4 OS kernel:




Qian Ge



Gernot Heiser

with
Yuval Yarom (U. Adelaide)
Tom Chothia (U. Birmingham)



seL4 The seL4 kernel and Time Protection



- To prevent timing channels, OSes can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on domain switch
- For the seL4 OS kernel:
 - Implemented, evaluated empirically on ARM & x86
See EuroSys: [Ge et al. 2019]




Qian Ge



Gernot Heiser

with
Yuval Yarom (U. Adelaide)
Tom Chothia (U. Birmingham)



seL4 The seL4 kernel and Time Protection



- To prevent timing channels, OSes can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on domain switch
- For the seL4 OS kernel:
 - Implemented, evaluated empirically on ARM & x86
See EuroSys: [Ge et al. 2019]
 - Ported to RISC-V with hardware support
See arXiv preprint: [Buckley, Sison et al. 2023]
(HW support by [Wistoff et al. 2023])



Scott Buckley



Rob Sison



Nils Wistoff



Curtis Millar



Toby Murray



Gerwin Klein



Gernot Heiser

Thanks to funding from
Australian Research Council

“Flush”: Write fixed content; “Pad”: Wait up to fixed time.

seL4 The seL4 kernel and Time Protection



- To prevent timing channels, OSes can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on domain switch
- For the seL4 OS kernel:
 - Implemented, evaluated empirically on ARM & x86
See EuroSys: [Ge et al. 2019]
 - Ported to RISC-V with hardware support
See arXiv preprint: [Buckley, Sison et al. 2023]
(HW support by [Wistoff et al. 2023])
- **This talk (pt I):** How do we verify it works?



Scott Buckley



Rob Sison



Nils Wistoff



Curtis Millar



Toby Murray



Gerwin Klein



Gernot Heiser

Thanks to funding from
Australian Research Council


“Flush”: Write fixed content; “Pad”: Wait up to fixed time.




Time protection verification for seL4



The plan 2 years ago... (presented at seL4 Summit '24)




The plan 2 years ago... (presented at seL4 Summit '24)




The plan 2 years ago... (presented at seL4 Summit '24)

Thanks to funding from
Australian Research Council




The plan 2 years ago... (presented at seL4 Summit '24)

Thanks to funding from
Australian Research Council




The plan 2 years ago... (presented at seL4 Summit '24)

Thanks to funding from
Australian Research Council



The plan 2 years ago... (presented at seL4 Summit '24)

Thanks to funding from
Australian Research Council






Time protection verification for seL4



The status today:

Thanks to funding from



Since the plan 2 years ago...

Thanks to funding from



This talk:

pt I: Verification

RISC-V 64

Functional
Correctness

+

Security
Enforcement

Abstract Model

refinement

C implementation

Proof

Confidentiality

incl. time protection

+

?

B

Proof

Confidentiality

incl. time protection

A

B

C

FM'23: Define time protection for OS kernels ✓

+

Verify time protection for abstract model
(Isabelle/HOL)

Update refinement for time protection

+

Verify time protection for C implementation
(Isabelle/HOL)

D

Implement time-protected
cross-domain communications

E

Verify time-protected
cross-domain communications


Machine-checked
interactive theorem proving
in Isabelle/HOL

A, B, C: Total isolation policy


D, E: Data diode policies

**pt II: Time-protected
communication**


Originally planned approach... (c. 2023-2024)



Originally planned approach... (c. 2023-2024)




Originally planned approach... (c. 2023-2024)




- Abstract model (**ASpec**) tracks *dynamic* touched addresses (TA) set

Originally planned approach... (c. 2023-2024)




- Abstract model (**ASpec**) tracks *dynamic* touched addresses (TA) set
- (A) Key **ASpec** property: $TA \subseteq \text{domain's addresses}$ (as per security policy)

Originally planned approach... (c. 2023-2024)




- Abstract model (**ASpec**) tracks *dynamic* touched addresses (TA) set
- (A) Key **ASpec** property: $TA \subseteq \text{domain's addresses}$ (as per security policy)
- (B + C) Refinement: $TA'' \subseteq TA' \subseteq TA$? (via **ExecSpec**)

Originally planned approach... (c. 2023-2024)




- Abstract model (ASpec) tracks *dynamic* touched addresses (TA) set
Many existing proofs rely on *nothing changing* ⚡ ➡ This changes > 125 times
- (A) Key ASpec property: $TA \subseteq \text{domain's addresses}$ (as per security policy)
- (B + C) Refinement: $TA'' \subseteq TA' \subseteq TA$? (via ExecSpec)

Originally planned approach... (c. 2023-2024)




- Abstract model (**ASpec**) tracks *dynamic* touched addresses (TA) set
Many existing proofs rely on *nothing changing*   This changes > 125 times
- (A) Key **ASpec** property: $TA \subseteq \text{domain's addresses}$ (as per security policy)
THUS, Too many breakages in **AInvs**, **Access**, **InfoFlow** & beyond... 
- (B + C) Refinement: $TA'' \subseteq TA' \subseteq TA$? (via **ExecSpec**)

Originally planned approach... (c. 2023-2024)




- Abstract model (ASpec) tracks *dynamic* touched addresses (TA) set
Many existing proofs rely on *nothing changing* ⚡ ➡ This changes > 125 times
- (A) Key ASpec property: $TA \subseteq \text{domain's addresses}$ (as per security policy)
THUS, Too many breakages in AInvs, Access, InfoFlow & beyond... 🔧 ➡ > 685, after the ones we already fixed
- (B + C) Refinement: $TA'' \subseteq TA' \subseteq TA$? (via ExecSpec)


Originally planned approach... (c. 2023-2024)




- Abstract model (ASpec) tracks *dynamic* touched addresses (TA) set
Many existing proofs rely on *nothing changing* ⚡ ➡ This changes > 125 times
- (A) Key ASpec property: $TA \subseteq \text{domain's addresses}$ (as per security policy)
THUS, Too many breakages in AInvs, Access, InfoFlow & beyond... 🔧 ➡ > 685, after the ones we already fixed
- (B + C) Refinement: $TA'' \subseteq TA' \subseteq TA$? (via ExecSpec)
ExecSpec, CSpec access new addresses

Originally planned approach... (c. 2023-2024)




- Abstract model (ASpec) tracks *dynamic* touched addresses (TA) set
Many existing proofs rely on *nothing changing*   This changes > 125 times
- (A) Key ASpec property: $TA \subseteq \text{domain's addresses}$ (as per security policy)
THUS, Too many breakages in AInvs, Access, InfoFlow & beyond...   > 685, after the ones we already fixed
- (B + C) Refinement: $TA'' \subseteq TA' \subseteq TA$? (via ExecSpec)
ExecSpec, CSpec access new addresses

Originally planned approach... (c. 2023-2024)



- Abstract model (ASpec) tracks *dynamic* touched addresses (TA) set


Many existing proofs rely on *nothing changing*



This changes
> 125 times

- (A) Key ASpec property: $TA \subseteq \text{domain's addresses}$ (as per security policy)

THUS, Too many breakages in AInvs, Access, InfoFlow & beyond...




> 685, after the ones
we already fixed

- (B + C) Refinement: $TA'' \subseteq TA' \subseteq TA$? (via ExecSpec)


ExecSpec, CSpec access new addresses

+ ??? at lower levels!

New approach & progress so far



New approach & progress so far




- (A) Key ASpec property: "TA invariant"

Sai Nair
BSc (Hons)
thesis



New approach & progress so far




"obj refs don't point outside static TA set"

- (A) Key ASpec property: "TA invariant"

Sai Nair
BSc (Hons)
thesis



New approach & progress so far




“obj refs don’t point outside static TA set”

- (A) Key ASpec property: “TA invariant”
 - Proof across ASpec in progress
- Continuing on from

Sai Nair
BSc (Hons)
thesis



New approach & progress so far




- (A) Key **ASpec** property: “TA invariant”
- **ASpec** otherwise *integrated* into our time protection proofs of [Buckley, Sison et al. 2023]



Sai Nair
BSc (Hons)
thesis



New approach & progress so far



“obj refs don’t point outside static TA set”

- (A) Key **ASpec** property: “TA invariant”
 - Proof across **ASpec** in progress
- **ASpec** otherwise *integrated* into our time protection proofs of [Buckley, Sison et al. 2023]
- (B + C) Refinement: TA invariant (via **ExecSpec**) $\Rightarrow$ TA checks pass (**CSpec**)

Continuing on from

Sai Nair
BSc (Hons)
thesis



Continuing on from

Thomas Liang
BSc (Hons)
Thesis






Time protection verification for seL4



Since the plan 2 years ago...

Thanks to funding from






Time protection verification for seL4



The status today:


Thanks to funding from



What are time-protected communications?




- OSeS can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on context switch



What are time-protected communications?




- OSes can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state
and *pad* time on context switch
- What if we want a *data diode* via **shared memory**
(for performant data transfer)?
Allowed: $T \leq S$, Disallowed: $T > S$



What are time-protected communications?




- OSeS can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state
and *pad* time on context switch
- What if we want a *data diode* via **shared memory**
(for performant data transfer)?
Allowed: $T \lesssim S$, Disallowed: $T \not\lesssim S$



What are time-protected communications?



- OSes can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on context switch
- What if we want a *data diode* via **shared memory** (for performant data transfer)?
Allowed: $T < \sim S$, Disallowed: $T \not< \sim S$




What are time-protected communications?



- OSeS can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on context switch
- What if we want a *data diode* via **shared memory** (for performant data transfer)?
Allowed: $T < \sim S$, Disallowed: $T \sim /> S$

Mere Reads by **T** can evict lines from the L2:



What are time-protected communications?




- OSeS can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state
and *pad* time on context switch
- What if we want a *data diode* via **shared memory**
(for performant data transfer)?

Allowed: $T < \sim S$, Disallowed: $T \sim / > S$

Mere Reads by T can evict lines from the L2:

S will see a timing difference!



What are time-protected communications?




- OSeS can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on context switch
- What if we want a *data diode* via **shared memory** (for performant data transfer)?

Allowed: $T < \sim S$, Disallowed: $T \sim / > S$

Mere Reads by T can evict lines from the L2:

S will see a timing difference!



What are time-protected communications?



- OSeS can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on context switch
- What if we want a *data diode* via **shared memory** (for performant data transfer)?


Allowed: $T < \sim S$, Disallowed: $T \sim / > S$

Mere Reads by T can evict lines from the L2:

S will see a timing difference!

Takeaways:

- T and S cannot share memory, or



What are time-protected communications?



- OSeS can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on context switch
- What if we want a *data diode* via **shared memory** (for performant data transfer)?


Allowed: $T < S$, Disallowed: $T \not< S$

Mere Reads by T can evict lines from the L2:

S will see a timing difference!

Takeaways:

- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache



What are time-protected communications?



- OSeS can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on context switch
- What if we want a *data diode* via **shared memory** (for performant data transfer)?


Allowed: $T < S$, Disallowed: $T \sim / > S$

Mere Reads by T can evict lines from the L2:

S will see a timing difference!

Takeaways:

- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache



What are time-protected communications?



- OSeS can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on context switch
- What if we want a *data diode* via **shared memory** (for performant data transfer)?


Allowed: $T < S$, Disallowed: $T \sim / > S$

Mere Reads by T can evict lines from the L2:

S will see a timing difference!

Takeaways:

- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache



What are time-protected communications?



- OSeS can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on context switch
- What if we want a *data diode* via **shared memory** (for performant data transfer)?


Allowed: $T < S$, Disallowed: $T \not< S$

Mere Reads by T can evict lines from the L2:

S will see a timing difference!

Takeaways:

- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache



What are time-protected communications?



- OSeS can implement *time protection*:
See EuroSys: [Ge et al. 2019]
- *Partition* off-core memory caches
- *Flush* on-core and non-architected state and *pad* time on context switch
- What if we want a *data diode* via **shared memory** (for performant data transfer)?


Allowed: $T < S$, Disallowed: $T \not< S$

Mere Reads by T can evict lines from the L2:

S will see a timing difference!

Takeaways:


- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache



seL4 Time-protected communications in seL4




seL4 on RISC-V



Implement time-protected cross-domain communications



Verify time-protected cross-domain communications




- Takeaways:*
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:



Varun Sethu
BE Thesis




- Takeaways:
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:
 - Copy between *non-shared memory*



Varun Sethu
BE Thesis




- Takeaways:**
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:
 - Copy between *non-shared memory*



Varun Sethu
BE Thesis




- Takeaways:
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:
 - Copy between *non-shared memory*



Varun Sethu
BE Thesis




- Takeaways:
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:
- Copy between *non-shared memory*



Varun Sethu
BE Thesis




- Takeaways:**
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:
 - Copy between *non-shared memory*



Varun Sethu
BE Thesis




- Takeaways:**
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications



Verify time-protected cross-domain communications




- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:

- Copy between *non-shared memory*
 - no flush needed, *eliminates channels!*



Varun Sethu
BE Thesis




- Takeaways:
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications



Verify time-protected cross-domain communications




- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:

- Copy between *non-shared memory*
 - no flush needed, *eliminates channels!*




Varun Sethu
BE Thesis




- Takeaways:**
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache

e.g. Spy probe time after Trojan reads secret # of lines

Non-time-protected
shared buffer




Time-protected copy between
non-shared buffers




e.g. Spy probe time after Trojan reads secret # of lines

Non-time-protected **×**
shared buffer




Time-protected copy between
non-shared buffers




e.g. Spy probe time after Trojan reads secret # of lines

Non-time-protected
shared buffer ❌




Time-protected copy between
non-shared buffers ✅




seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications



Verify time-protected cross-domain communications




- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:

- Copy between *non-shared memory*
 - no flush needed, *eliminates channels!*



Varun Sethu
BE Thesis




- Takeaways:**
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications



Verify time-protected cross-domain communications




- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:

- Copy between *non-shared memory*
 - ➔ no flush needed, *eliminates channels!*



Varun Sethu
BE Thesis




- Takeaways:**
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:
- Copy between *non-shared memory*
 - ➔ no flush needed, *eliminates channels!*
 - ➔ **slow** (~19-34% overhead/page $\approx$ *copy WCET*)



Varun Sethu
BE Thesis




- Takeaways:**
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:
 - Copy between *non-shared memory*
 - ➔ no flush needed, *eliminates channels!*
 - ➔ **slow** (~19-34% overhead/page $\approx$ *copy WCET*)
 - *Dedicate colours* for shared memory



Varun Sethu
BE Thesis




- Takeaways:*
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:
 - Copy between *non-shared memory*
 - ➔ no flush needed, *eliminates channels!*
 - ➔ *slow* (~19-34% overhead/page ≈ *copy WCET*)
 - *Dedicate colours* for shared memory
 - ➔ *wastes space* (e.g. only 16 colours on typical ARM boards)



Varun Sethu
BE Thesis




- Takeaways:
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:
 - Copy between *non-shared memory*
 - ➔ no flush needed, *eliminates channels!*
 - ➔ **slow** (~19-34% overhead/page ≈ *copy WCET*)
 - *Dedicate colours* for shared memory
 - ➔ **wastes space** (e.g. only 16 colours on typical ARM boards)
 - ➔ *targeted L2 flush via prefetching*, a’la [Ge et al. 2019]



Varun Sethu
BE Thesis




- Takeaways:**
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications



Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:

- Copy between *non-shared memory*

→ no flush needed, *eliminates channels!*

→ *slow* (~19-34% overhead/page ≈ *copy WCET*)

- *Dedicate colours* for shared memory

→ *wastes space* (e.g. only 16 colours on typical ARM boards)


→ *targeted L2 flush via prefetching*, a’la [Ge et al. 2019]

- *still leaks* if buffer > lines per cache set, due to “random” eviction!



Varun Sethu
BE Thesis

Memory



L2 cache
(Partitionable)




Takeaways:

- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications



Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:
 - Copy between *non-shared memory*
 - ➔ no flush needed, *eliminates channels!*
 - ➔ **slow** (~19-34% overhead/page $\approx$ *copy WCET*)
 - *Dedicate colours* for shared memory
 - ➔ **wastes space** (e.g. only 16 colours on typical ARM boards)
 - ➔ *targeted L2 flush via prefetching*, a’la [Ge et al. 2019]
 - **still leaks** if buffer > lines per cache set, due to “random” eviction!



Varun Sethu
BE Thesis





Figure 8.10: First-time use with longer eviction chains. $\mathcal{M} = 0.1179$. $\mathcal{M}_0 = 0.0023$.

seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications



Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:
 - Copy between *non-shared memory*
 - ➔ no flush needed, *eliminates channels!*
 - ➔ **slow** (~19-34% overhead/page $\approx$ *copy WCET*)
 - *Dedicate colours* for shared memory
 - ➔ **wastes space** (e.g. only 16 colours on typical ARM boards)
 - ➔ *targeted L2 flush via prefetching*, a’la [Ge et al. 2019]
 - **still leaks** if buffer > lines per cache set, due to “random” eviction!



Varun Sethu
BE Thesis





Figure 8.10: First-time use with longer eviction chains $\mathcal{M} = 0.1179$. $\mathcal{M}_0 = 0.0023$.

seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:
 - Copy between *non-shared memory*
 - ➔ no flush needed, *eliminates channels!*
 - ➔ **slow** (~19-34% overhead/page ≈ *copy WCET*)
 - *Dedicate colours* for shared memory
 - ➔ **wastes space** (e.g. only 16 colours on typical ARM boards)
 - ➔ *targeted L2 flush via prefetching*, a’la [Ge et al. 2019]
 - **still leaks** if buffer > lines per cache set, due to “random” eviction!



Varun Sethu
BE Thesis




- Takeaways:**
- T and S cannot share memory, or
 - We need a *targeted flush* for the L2 cache


seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications



Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:

- Copy between *non-shared memory*

➔ no flush needed, *eliminates channels!*

➔ **slow** (~19-34% overhead/page $\approx$ *copy WCET*)

- *Dedicate colours* for shared memory

➔ **wastes space** (e.g. only 16 colours on typical ARM boards)


➔ *targeted L2 flush via prefetching*, a’la [Ge et al. 2019]

- **still leaks** if buffer > lines per cache set, due to “random” eviction!

- **infeasible to verify** w/o knowing eviction policy [Buckley et al. 2023]



Varun Sethu
BE Thesis




Takeaways:

- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache

seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications



Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:

- Copy between *non-shared memory*

➔ no flush needed, *eliminates channels!*

➔ **slow** (~19-34% overhead/page ≈ *copy WCET*)

- *Dedicate colours* for shared memory

➔ **wastes space** (e.g. only 16 colours on typical ARM boards)

➔ *targeted L2 flush via prefetching*, a’la [Ge et al. 2019]


- **still leaks** if buffer > lines per cache set, due to “random” eviction!

- **infeasible to verify** w/o knowing eviction policy [Buckley et al. 2023]



Varun Sethu
BE Thesis

Memory



L2 cache
(Partitionable)




Takeaways:

- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache

seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:
 - Copy between *non-shared memory*
 - ➔ no flush needed, *eliminates channels!*
 - ➔ **slow** (~19-34% overhead/page $\approx$ *copy WCET*)
 - *Dedicate colours* for shared memory
 - ➔ **wastes space** (e.g. only 16 colours on typical ARM boards)
 - ➔ *targeted L2 flush via prefetching*, a’la [Ge et al. 2019]
 - **still leaks** if buffer > lines per cache set, due to “random” eviction!
 - **infeasible to verify** w/o knowing eviction policy [Buckley et al. 2023]



Varun Sethu
BE Thesis




Takeaways:

- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache

seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:



Varun Sethu
BE Thesis




- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache

seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:



Varun Sethu
BE Thesis




- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache

seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:
 - Copy between non-shared memory (*works*, but *slow*)
 - Dedicate colours for shared memory (*wastes space*)
 - Targeted L2 “flush” via prefetching (*still leaks*; and *infeasible to verify* w/o knowing eviction policy)



Varun Sethu
BE Thesis




- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache

seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications



Verify time-protected cross-domain communications




- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:

- Copy between non-shared memory (*works*, but *slow*)
- Dedicate colours for shared memory (*wastes space*)
 - Targeted L2 “flush” via prefetching (*still leaks*; and *infeasible to verify* w/o knowing eviction policy)


- Now we're using *dynamically partitionable last-level cache* (DPLLC) i.e. dedicated HW support on RISC-V Cheshire



Varun Sethu
BE Thesis



Julia Vassiliki




- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache

seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications



Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:


- Copy between non-shared memory (*works*, but *slow*)
- Dedicate colours for shared memory (*wastes space*)
 - Targeted L2 “flush” via prefetching (*still leaks*; and *infeasible to verify* w/o knowing eviction policy)

- Now we're using *dynamically partitionable last-level cache* (DPLLC) i.e. dedicated HW support on RISC-V Cheshire


- Supports *targeted flush* of partitions



Varun Sethu
BE Thesis



Julia Vassiliki




- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache

seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications



Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:


- Copy between non-shared memory (*works*, but *slow*)
- Dedicate colours for shared memory (*wastes space*)
 - Targeted L2 “flush” via prefetching (*still leaks*; and *infeasible to verify* w/o knowing eviction policy)

- Now we're using *dynamically partitionable last-level cache* (DPLLC) i.e. dedicated HW support on RISC-V Cheshire


- Supports *targeted flush* of partitions
- Now adding needed *time padding* on flush



Varun Sethu
BE Thesis



Julia Vassiliki




- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache

seL4 Time-protected communications in seL4



seL4 on RISC-V



Implement time-protected cross-domain communications



Verify time-protected cross-domain communications



- [Sethu 2025] comprehensively evaluated “legacy” implementation options on seL4, with L2 partitioned via *cache colouring*:


- Copy between non-shared memory (*works*, but *slow*)
- Dedicate colours for shared memory (*wastes space*)
 - Targeted L2 “flush” via prefetching (*still leaks*; and *infeasible to verify* w/o knowing eviction policy)

- Now we're using *dynamically partitionable last-level cache* (DPLLC) i.e. dedicated HW support on RISC-V Cheshire


- Supports *targeted flush* of partitions
- Now adding needed *time padding* on flush



Varun Sethu
BE Thesis



Julia Vassiliki




- T and S cannot share memory, or
- We need a *targeted flush* for the L2 cache

seL4 What's next?



seL4 on RISC-V



Implement time-protected cross-domain communications




Verify time-protected cross-domain communications



Thanks to

cyberagentur


seL4 What's next? Verification




seL4 What's next? Verification



seL4 on RISC-V



FM'23: Define time protection for OS kernels



Implement time-protected cross-domain communications



using




Verify time-protected cross-domain communications



Thanks to

cyberagentur




From prior seL4 infoflow proofs
[Murray et al. 2012, 2013]:
“all or nothing” policies


seL4 What's next? Verification



seL4 on RISC-V



FM'23: Define time protection for OS kernels



Implement time-protected cross-domain communications



using




Verify time-protected cross-domain communications




Thanks to

cyberagentur




From prior seL4 infoflow proofs
[Murray et al. 2012, 2013]:
“all or nothing” policies

seL4 What's next? Verification



From prior seL4 infoflow proofs
[Murray et al. 2012, 2013]:
"all or nothing" policies





**Need *spatial precision*
to *allow some flows*
but *exclude others***


seL4 What's next? Verification




seL4 on RISC-V



From prior seL4 infoflow proofs
[Murray et al. 2012, 2013]:
“all or nothing” policies



**Need *spatial precision*
to *allow some flows*
but *exclude others***



Our FM'23 paper [Sison et al. 2023]
allows infoflow policies with arbitrary
spatial and *temporal* precision




Time protection verification for seL4



The status today:

Thanks to funding from





Time protection verification for seL4



The status today:

Thank you!
Q&A

Thanks to funding from

